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In this paper we present results from measure-
ments on a test chip used to evaluate our method for reduction
of substrate noise that originates from the clock in digital cir-
cuits. We use long rise and fall times of the clock signal and a D
ﬂip-ﬂop that operates well with this clock. With this approach,
smaller clock buffers can be used, which results in smaller cur-
rent peaks on the power supply lines and therefore less switch-
ing noise. The measured substrate noise on the test chip was
reduced by 20% and up to 54%. With optimized clock buffers
this method has a potential of an even larger noise reduction.
I. INTRODUCTION
In mixed-signal integrated circuits (ICs) analog and digital
parts share the same substrate. When digital circuits are
switching they generate noise that is spread through the sili-
con substrate to other circuits. Substrate noise is a major
problem in mixed-signal ICs where it seriously degrades the
performance of sensitive analog circuits [1]. The substrate
noise generated by digital circuits mainly originates from the
current peaks that are produced on the power supply lines
when the circuits are switching. The current peaks together
with the interconnect impedance of the supply lines result in
voltage ﬂuctuations both on the supply and ground lines on
chip. These voltage ﬂuctuations are known as simultaneous
switching noise (SSN) [2]. In digital circuits SSN can lead to
lower speed and lower reliability. In mixed-signal ICs perfor-
mance parameters of the analog circuits such as spurious-free
dynamic range (SFDR) and signal to noise ratio (SNR) can
be seriously degraded [3].
The substrate in digital circuits is commonly biased by a
large number of substrate contacts that are connected to
ground. Therefore the voltage ﬂuctuations on the on-chip
ground will be directly coupled to the substrate. This sub-
strate noise injection mechanism is normally the dominant
one in digital integrated circuits [4].
The clock signal is used to synchronize all the clocked ele-
ments in synchronous circuits. Consequently, the load of the
clock signal is large. Furthermore, the clock edges must gen-
erally be sharp (i.e., short rise and fall times), which require
large clock buffers and wide interconnects. The use of wide
wires in the clock net reduces the parasitic resistance, but it
also increases the parasitic capacitance. When the clock path
is long, repeaters can be used to lower the degradation of the
clock waveform with an added cost of increased area and
higher power consumption. With relaxed constraints on the
clock edges (i.e. long rise and fall times), smaller clock buff-
ers can be used, which results in less internal load capaci-
tance, smaller currents and smaller silicon area. The smaller
currents in the clock distribution net, enables the use of nar-
rower interconnects, which also reduces the load. When the
clock buffer charge or discharge its large capacitive load, a
large current peak is produced in the power supply line result-
ing in SSN.
This work is a part of a larger project where we investigate
how SSN is generated by a digital circuit and propagated to
an analog circuit through the substrate. Here we focus on the
generation and reduction of SSN. In the second part we focus
on the propagation and reception of SSN, and its effect on an
analog ﬁlter [5].
In the next section of this work we present a method to
reduce the noise originating from the clock. In section III the
test set up for measurement of switching noise is presented.
Measurement results are presented in section IV, where it is
seen that our method reduces the noise. In section V, we dis-
cuss the how an optimized clock buffer would affect the
result of using the method. Finally we conclude the work in
section VI.
II. NOISE REDUCTION METHOD
We have earlier proposed a method aiming at reducing the
noise generated by the clock in digital circuits [6]. The
method is to use a clock with long rise and fall times together
with a D ﬂip-ﬂop that operates well with this clock. In this
way the current peaks produced by the clock buffer can be
made smaller. Hence the switching noise of the clock buffer
may be reduced. In [7] we presented measurement results
showing that long rise and fall times of the clock can be used
with a low cost in propagation delay. With longer rise and fall
times of the clock the power consumption of the D ﬂip-ﬂops
increases, but the clock buffer can be made smaller, which
results in a lower power consumption in the clock buffer
leading to a potential of power savings.
III. TEST SET UP
A. Test Chip
To evaluate the noise reduction method a test chip was
manufactured in a 0.35 µm CMOS process with two poly lay-
ers and three metal layers. The silicon substrate of the test
chip is lightly positively doped. The chip is shown in Fig. 1.
It contains a digital circuit that is used in this work and alsotwo analog circuits that are not used in this work. The chips
were packaged in JLCC 68 pin packages, where six pins
were dedicated for the power supply and ground lines of the
chip core.
B. Test Cases
In test case I, four pins of the original six power and
ground pins on the package were removed to obtain a higher
impedance on the power supply and ground lines. In test case
II, all of the six pins for power supply and ground were used.
In this way, cases with different power supply impedances
and resonance frequencies could be investigated.
C. Digital Circuit
The digital circuit is a low pass FIR ﬁlter, which is realized
in direct form. The ﬁlter order is 13 and the input word length
is 16 bits. The additions and multiplications are implemented
by hard wired shifts and a carry-save adder-tree. A pipelined
ripple-carry adder implements the ﬁnal adder in the carry-
save adder-tree. The number of full adders and D ﬂip-ﬂops
are approximately 630 and 350, respectively. The full adders
in the carry-save adder tree are realized in static differential
cascode voltage switch logic (DCVS). The differential D
ﬂip-ﬂop presented in [8] is used due to its robustness against
long rise and fall times on the clock. The D ﬂip-ﬂop uses a
single phase clock and it triggers on the falling edge.
The clock buffer is shown in Fig. 2 and it consists of seven
cascaded inverters followed by a ﬁnal buffer. This ﬁnal buffer
consists of 255 unit buffers, which are all realized as tri-state
buffers where the pMOS and nMOS nets can be activated
independently. Two binary vectors with both the word length
of 8 bits are used to control the number of active nMOS and
pMOS nets. Therefore, it is possible to individually adjust
the rise and fall times of the clock signal.
The digital circuit is surrounded by a p+ guard ring [9],
which can be grounded on the test PCB or used as a measure
point. In this work we measure the received SSN on the digi-
tal guard ring.
D. Test Pattern
In Fig. 3 the measurement test set up is illustrated, where a
test pattern generator is connected to the input of the digital
circuit. Input pads on chip have generally large capacitive
couplings to the substrate and the input pads are also con-
nected to input buffers. Therefore, any transition on an input
signal results in SSN and substrate noise. If the test pattern
generator changes data at the same time as the digital circuit
switches, the two respective noise contributions will interact.
In this case the substrate noise depends much on when the
triggering clock edge on chip appears with respect to the
change of input. To separate the noise that originates from
the test vectors from the noise that is generated on chip, we
use the following method. We use two signal generators (see
Fig. 3), where the ﬁrst is used as clock input of the test chip
and the second is used to synchronize the test pattern genera-
tor. By adjusting the phase difference between the two sig-
nals, the noise originating from the test pattern generator can
be separated from the noise of the digital circuit. We use a
long clock period so that the switching noise from the test
pattern has sufﬁcient time to be reduced to small levels
before the digital circuit switches. With this method it is pos-
sible to measure the noise that originates from the switching
of the digital circuit on chip.
Four different test patterns were used as input on the digi-
tal ﬁlter. The average transition activities (i.e., the average
number of transitions during one clock cycle) on the outputs
of the D ﬂip-ﬂops are for the different patterns 0, 0.21, 0.32
and 0.45.
E. Output Buffers
The output buffers of the test chip can be turned off, which
makes it possible to exclude the effect from the output buff-
ers and output pads on the measured switching noise. For
each test pattern, the output is ﬁrst checked and then the out-
put buffers are turned off. Then we measure the noise on the
digital guard.
F. Measurement of Substrate Noise
The peak to peak voltage of the largest voltage ﬂuctuation
is measured on the pin connected to the digital guard ring
with a Tektronix TDS 620, which is a 6 GHz digitizing oscil-
loscope. We use a high impedance probe (1 MΩ resistance, 2
pF load capacitance, 1 GHz bandwidth). By measuring the
noise on the guard ring surrounding the digital circuit, a mea-
sure of the substrate noise near the digital circuit is obtained.
Fig. 1.   Microphotograph of test chip.
Digital circuit
Fig. 2.   The adjustable clock buffer used in the FIR ﬁlter.
Fig. 3.   Measurement test set up.
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A power supply voltage of 2.5 V and a clock frequency of
6.8 MHz were used during the measurements. This long
clock period was chosen to be able to separate the noise orig-
inating from the switching in the digital circuit from the
noise that originates from the input signals. In this work were
only interested in the noise that originates from the digital
circuit. In Fig. 4 the voltage on the guard ring surrounding
the digital circuit is shown. The ﬁrst, third and the fourth
boxes all contain SSN that originates from the switching in
the digital circuit. The box labeled “Test pattern” contains the
switching noise originating from the input signals. As seen in
Fig. 4, the noise contributions are separated on the time axis.
A. Test Case I
The ﬁrst test case has the higher package impedance on the
power supply and ground lines. In Fig. 5, the maximal peak
to peak voltages on the digital guard are shown as functions
of the number of enabled unit buffers in the clock buffer. The
four different input patterns correspond to the four different
curves where the transition activities are denoted. Approxi-
mately rise and fall times, denoted tLH and tHL are also
shown in Fig. 5 for some of the different numbers of enabled
unit buffers N.
It is clearly seen that the peak to peak value increases with
the transition activity. The higher activity, the more circuits
are switching giving larger current peaks and higher noise.
The relative differences in noise between the different transi-
tion activities are higher for longer rise and fall times of the
clock. A trend that a longer rise and fall times result in a
lower peak to peak value is also seen. When using eight or
less of the unit buffers (i.e. ) the reduction of noise is
approximately from 20% up to 54%, depending on the transi-
tion activity.
B. Test Case II
The second case has the lower package impedance on the
power supply and the ground lines. In Fig. 6, the maximal
peak to peak voltages on the digital guard are shown as func-
tions of the number of enabled unit buffers in the clock
buffer. The noise is here roughly the half of that in the previ-
ous case due to the lower impedance. Here it is also seen that
for low activities the SSN decreases with longer rise and fall
times. When using eight or less of the unit buffers (i.e.
) the maximal reduction of noise is approximately
from 32% up to 48%, depending on the transition activity. In
Fig. 6 it is also seen, when the transition activity is high, that
longer rise and fall times than 3 ns result in a larger noise
than the minimal noise. For example, with the highest transi-
tion activity (i.e., ), the peak to peak voltage is
large for the longest rise and fall times. This effect is not seen
in test case I.
The high peak to peak voltage for the longest rise and fall
times, and the highest transition activity, can be explained by
analyzing the curve shapes of the voltages. The voltage on
the digital guard when the constant test pattern (i.e., )
is applied, is shown in Fig. 7 for . Here, the voltage
ﬂuctuation originates from the switching of the clock. In
Fig. 8 the voltage is shown when the test pattern with the
highest transition activity is used instead of the constant test
pattern. When comparing the curve shapes of the voltages in
Fig. 7 and Fig. 8, it is seen that they are similar from
to ns. It can be seen that the curve in Fig. 8 has a larger
time derivative between ns and ns than the
curve in Fig. 7. This is explained by that the D ﬂip-ﬂops start
to switch after about 4 ns after that the clock buffer has
started to switch. The switching of the D ﬂip-ﬂops is fol-
lowed by the switching of the logic. The noise contribution
from the clock buffer and the noise contribution from the D
ﬂip-ﬂops and the logic are here added resulting in the large
peak to peak voltage.
Case I has a higher package impedance and therefore a
lower resonance frequency. Consequently, the second rise of
the voltage originating from the clock buffer will not occur at
the same time as the switching of the D ﬂip-ﬂops start. For
the highest transition activity an optimum is located some-
where around . Here the switching of the D ﬂip-
ﬂops and logic start on the ﬁrst falling slope of the voltage
shown in Fig. 7. This results in that the rise in voltage, origi-
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Fig. 4.   Voltage on digital guard ring.
Fig. 5.   Peak to peak voltage on digital guard ring.
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damped by the fall in voltage originating from the clock.
V. DISCUSSION
The measurement results showed that the switching noise
was lowered by the use of a clock with long rise and fall
times. If our noise reduction method is used together with
clock buffers optimized for low power, the effectiveness of
using the method will differ from the presented results due to
the following reason. The number of cascaded inverters in
the clock buffer on the test chip is seven for all the possible
rise and fall times of the clock. The ﬁnal stage in the buffer
consists of a constant number of tri-state buffers. When a
small clock buffer is used the number of required cascaded
inverters in the buffer is smaller than if a large clock buffer is
used. For example, when the rise and fall times of the clock
signal in the test chip is longer than 2 ns, an optimized clock
buffer without the ability to adjust the rise and fall times,
three or four cascaded inverters could be sufﬁcient. The
decreased number of cascaded inverters results in smaller
capacitance when compared with a larger clock buffer.
Therefore, we believe that our noise reduction method would
be even more effective than what has been shown in the pre-
sented measurement results.
VI. CONCLUSION
In this work a substrate noise reduction method has been
evaluated by measurements on a test chip. The method uses a
clock with long rise and fall times in conjunction with a D
ﬂip-ﬂop that operates well with this clock. We also presented
a method that separated the noise originating from the digital
circuit from the noise originating from the input signals. This
method was used to study the substrate noise in the digital
circuit. The measurement results showed a noise reduction
between 20% and 54%, when the method was used. We dis-
cussed how the measurement results were affected by the
clock buffer in the manufactured test chip. We conclude that
the noise reduction would be more pronounced in implemen-
tations where the clock buffer contains a proper number of
cascaded inverters.
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Fig. 6.   Peak to peak voltage on digital guard ring.
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Fig. 7.   Voltage on digital guard ring.
Fig. 8.   Voltage on digital guard ring.
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